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Abstract 
The transient turn-on of the parasitic bipolar transistor of an NMOS transistor was studied. 
The voltages appearing at internal nodes of protection and functional circuit after application 
of 350 ps rise-time pulses have been measured using electro-optic sampling. For very fast 
transients the triggering of the protection transistor shifts from an avalanche multiplication 
current owards a displacement current-induced triggering, thereby lowering the trigger volt- 
age. With our circuit simulation mode we are able to predict he outcome of human body model 
and charged evice model testing. 
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1. Introduction 
The lateral bipolar npn transistor formed by the source, drain and substrate of an 
NMOS transistor is often applied as an electro-static discharge (ESD) protection 
transistor in CMOS circuits. For very fast pulses, which are typical for charged evice 
model (CDM) tests, failure modes different han those in standard human body model 
(HBM) and machine model (MM) testing may occur [1]. Typical CDM failures are 
usually found in the gate oxides of the functional circuit instead of the protection 
transistor. It is expected that the different urn-on times of the individual elements of 
the protection circuit become of critical importance. For very fast transients the 
protection transistors may not trigger into snapback fast enough and gate oxides in 
the functional circuit can be damaged (Fig. 1). 
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Fig. 1. Example of an input protection circuit and functional circuit, showing the individual elements, 
a field oxide transistor, FOX, an NMOS transistor and a resistor, R, and some internal nodes of the circuit. 
Proper understanding of the protection circuit behaviour requires knowledge of the 
voltages at the internal nodes during a fast transient. In several publications external 
measurements of voltages and currents during an ESD event were shown [2, 3]. But 
these measurements give only limited insight into the voltages appearing inside the 
circuit. With techniques uch as electro-optic sampling [4] and e-beam ]-5] it is 
possible to determine the voltage waveforms inside the chip under periodic stress 
conditions. 
In this paper we will determine the response of the parasitic bipolar transistor of the 
NMOS device during fast transient pulses, by measuring the internal node voltages. 
A circuit model will be used to explain the measurements. 2D-device simulations 
have been performed to obtain more accurate parameter values for the bipolar 
transistor model. The transistor model is then used to explain the outcome of ESD 
stress tests. 
In the first section theory of triggering and turn-on of bipolar transistors will be 
covered. Then the experimental set-up and transistor model will be described. Here- 
after, the experimental results will be shown and modelling of the transient behaviour 
will be discussed. The transient transistor model will then be used to model ESD stress 
tests. Finally, conclusions are drawn. 
2. Protection transistor triggering 
There are several ways to trigger a bipolar transistor into snapback. The most 
common is avalanche generation i the reverse biased collector-base depletion region 
due to a high electric field. In a circuit model for the transistor, a current source for the 
avalanche current can be added. This type of triggering can be modelled with the 
multiplication factor, M, using the well-known Miller formula [-6]: 
1 
M - (1) 
I - (Vcb/Vobo)"' 
where Vcb is the applied collector-base voltage, Vcbo the collector-base breakdown 
voltage and n an empirical constant. The multiplication factor can also be included in 
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the expressions for the collector and base currents. The base current I~ is then given by 
(see Appendix A): 
IB=Is (T ) - -  exp --1 , (2) 
~F 
where eF is the forward base current gain, and Veb the internal emitter-base voltage. 
When M~F ~> 1 the bipolar transistor can provide its own base current and will 
subsequently go into snapback. 
The trigger voltage, Vtl, in a quasi-DC situation and without an external 
base-emitter voltage applied, for which the criterion M~F >~ 1 is valid, can be written as 
Vtl ~ Vcbo + Vb . . . .  = Vcb 0 - -  IBRb, (3) 
where Rb is the base resistance and Vb .... the internal base-emitter voltage. Although 
it must be stated that the collector-base breakdown voltage is a strong function of the 
junction curvature. Therefore, in a quasi-DC approach, 3D effects will play an 
important role and deviations from the trigger voltage as given in Eq. (3) may be 
found. The sustaining voltage is given by [7] 
Vs = V, + lc(Rc + Re), where V h ~ V b . . . .  + Vcbo[flv + 1] -1/", (4) 
where Vh is the holding voltage, and fly the current gain (see Appendix A). 
Several ways have been proposed to lower the trigger voltage. One way is to bias 
the gate voltage of the NMOS transistor [8], another is to bias the substrate (the base 
of the bipolar transistor) [9]. These methods rely on other ways of providing a base 
current than the usual avalanche. For transients, the capacitive coupling of the 
collector and base comes into play. In this case the base-emitter voltage drop needed 
to trigger the transistor may be provided by the additional collector-base capacitor 
displacement current. This type of triggering is also known as dV/dt triggering, 
which has been experimentally identified with e-beam [5, 10] and electro-optic 
sampling techniques [11]. The current hrough the collector-base capacitor can be 
written as 
dVcb 
Icob = Cob d---t"- (5) 
The circuit model has thus to be extended with the junction and depletion capaci- 
tors. The complete model is shown in Fig. 2. The capacitors have been added to the 
model as non-linear elements. For very fast transients, the combination of base 
resistance and collector-base and base-emitter capacitors will be the determining 
factor in the triggering behaviour. This combination of capacitors and base resistance 
will then more or less act as a capacitive voltage divider. A simplified model for 
transient triggering is shown in Fig. 3. 
Still the avalanche multiplication current has to become high enough to sustain the 
snapback mode, because for snapback the criterion MGt F /> 1 still holds. At the 
moment of triggering, the base-emitter voltage has become 0.6 V, then the injection of 
electrons from the emitter into the base starts. The electrons may then travel to the 
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Fig. 2. Lumped element model of the protection transistor with the capacitors for transient simulations. 
The currents 11 to 14 are explained in Appendix A. 
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Fig. 3. Simplified lumped element model of the protection transistor for triggering both by the avalanche 
multiplication current as well as by the displacement current of the collector-base capacitor. 
collector or recombine with the excess majority carriers in the base. The collector 
current will increase, but the actual turn-on will be determined by time needed to 
charge the base with excess minority carriers. 
The turn-on time of a bipolar transistor can be modelled with the diffusion 
capacitance Co. This capacitance models the excess minority carrier charge stored in 
the base. For the standard case, the charge in the base is provided by the base current, 
and subsequently the charge stored on the diffusion capacitance is modelled by 
Q(CD) = "CBF(/3 -- I4), (6) 
where ZBF is the forward charge-control variable. The base charge can only be 
provided by the portion of the collector current which is not contributing to the 
negative base current. 
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3. Experimental set-up 
We have applied the electro-optic sampling technique [12] to measure the internal 
node voltages with high accuracy (time resolution: 50 ps, voltage accuracy: 2 mV). The 
technique makes use of an electro-optic rystal, which is placed in the vicinity of 
a metal ine (Fig. 4). A small probe-tip is positioned at the metal ine. Optical pulses 
generated by a diode laser are then used to 'scan' the electric signal inside the e-o 
crystal. This signal is converted into an electric signal which is fed back to a reference 
electrode. In this way it is possible to keep the detected signal zero and then the signal 
amplitude at the reference electrode quals the signal amplitude on the probe-tip (the 
metal line) at the time of sampling. The measurement technique can also be used at 
high impedance nodes (input gates), since the capacitive load is smaller than 30 fF [4]. 
The technique is capable of probing at 1 ~tm wide metal ines. Furthermore, very high 
amplitudes may be measured with this technique. 
We used an HP 8116A pulse generator, to generate the 4 ns rise-time pulses. Since 
the technique is a sampling technique, the applied pulses were kept low in amplitude 
and width to prevent sample heating. After each measurement sequence the leakage 
current was measured to see whether the sample was damaged. For the very fast 
rise-time pulses we used an Avtech pulse generator to generate 350 ps rise-time pulses. 
Samples with two different layouts for a 1 ~tm CMOS technology were available. 
The protection transistor was a 100/1 NMOS transistor. The samples differed in the 
resistor between the input-pad and the first gate oxide. Sample one had only a few 
Ohm resistance, whereas ample two had 2 kf2 resistance. The voltage waveforms 
were measured at four nodes inside the chip (Fig. 5). The voltages at the drain (1) and 
source (2) of the protection transistor could be measured. Furthermore, the voltage 
across the gate (3-2) could be measured. By measuring the voltage across the ground 
track (2-4), the current hrough the protection device can be extracted. 
A compact circuit model including avalanche multiplication of the bipolar transis- 
tor in the protection circuit has been developed. The circuit simulations were carried 
Fig. 4. Schematic representation of the electro-optic sampling set-up, showing a frequency generator for the 
sampling frequency, a delay to 'scan' the pulse from the pulse generator. A second output of the frequency 
generator is used to trigger the diode laser, which emits optical pulses of 50 ps duration. The lock-in 
amplifier determines the detected difference in signal. 
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Fig. 5. Lumped model of the protection circuit including the model for the parasitic bipolar transistor. The 
abbreviations i  the figure are: the resistance of the ground track, R e, the inductance of the bondwires, Lb, 
a diffusion resistance, Rd, parasitic capacitance, Cv,the pulse generator, Vp, and its internal resistance, R w 
The input gate is modelled with a capacitor, Ca. 
out using Pstar as a simulator [13]. The complete quivalent circuit model of the 
experimental set-up is shown in Fig. 5. The model accounts for the pulse generator 
including its 50 f~ resistance and all parasitic inductors, which have been shown to 
play an important role in the measurements. Most of the parameter values were 
extracted with DC measurements. The parasitic inductors and capacitors were fitted, 
and have reasonable values. The parameters for the junction capacitors were mea- 
sured. For the depletion capacitance a standard model has been implemented. To 
obtain accurate model parameter values for the protection transistor (such as for the 
base resistance), 2D-device simulations have been carried out with MEDICI. The base 
resistance was found to be 130 ft. The collector esistance was 5 ~, 
4. Experimental results 
In Fig. 6 the measured and simulated pulses for 4 ns rise-time pulses are depicted. 
The model can accurately describe the transient behaviour for these pulses: when the 
input voltage exceeds the trigger voltage Vtl ~ 14 V, the protection transistor goes 
into snapback and the voltage drops to the sustaining voltage V~ ~ 11 V. In this way, 
the protection transistor can adequately protect the 20 nm input gate oxide. Ava- 
lanche is in this case the dominant factor in the triggering behaviour of the parasitic 
bipolar transistor. The time needed from triggering towards napback is approxima- 
tely 0.9 ns. This time is approximately equal to the turn-on time of the lateral bipolar 
transistor which should be in the order of 1 ns [14]. 
For a short rise-time pulse (trise = 350 ps), the voltage pulse is depicted in Fig. 7 for 
the measurement and the simulation. The trigger voltage is approximately 12 V, 
which is lower than for the 4 ns rise-time pulse. This means that the avalanche 
multiplication current is not the only collector current in the turn-on behaviour. The 
simulations agree quite satisfactorily with the measurements; he same trigger and 
sustaining voltages are found. The transition from triggering towards napback seems 
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Fig. 6. Voltage appearing across the grounded-gate NMOS transistor after application of a 4 ns rise-time 
pulse. After triggering at 14 V, the voltage is clamped to the sustaining voltage of 11 V. 
Trise = 350 ps 
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Fig. 7. Voltage appearing across the grounded-gate NMOS transistor after application of a 350 ps 
rise-time pulse. After triggering at 12 V, the voltage is clamped to a safe value (10 V) for the input gate. 
to take an estimated 0.35 ns, which is much shorter than for the former pulse. The 
reason for this difference is however unclear. The simulations predict a somewhat 
different urn-on behaviour. A more detailed model of the turn-on time seems to be 
appropriate. 
The current flowing through the protection transistor was determined by measur- 
ing the voltage across the ground track of the circuit. The resistance of the ground 
track was determined with DC measurements (Rg = 3.4 f~). Both measurement and 
simulation are shown in Fig. 8. The measurements indicate that the protection is 
conducting some 250 mA during the fast pulse. The simulation predicts however 
a lower value. Also large oscillations are found in the measurements, which are not 
seen in the simulations. This may be due to the subtraction of the two voltages 
measured at each side of the ground track. Furthermore, the differences between the 
simulations and the measurements may be explained by the inaccuracies in the 
modelling of some parasitic elements, such as the bondwire to ground. The simula- 
tions showed that the increase in temperature for these currents (and duty-cycles) is
negligible. 
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Fig. 8. Voltage appearing across the ground track of the protection structure after application of the 350 ps 
rise-time pulse. Herewith it is possible to determine the current hrough the protection transistor. 
5. ESD-test measurements and simulations 
Since our model seems accurate nough to describe fast transient measurements, we
have applied the model to explain peculiar results in standard ESD tests. The 
measurements were carried out on two types of samples, which gave the same HBM 
results but differed for the CDM test. The fail voltages are shown in Table 1. All 
simulations were performed for HBM and CDM fail voltages to investigate the 
mechanisms that caused the failures. 
Apparently, the failure modes induced by the HBM and CDM are different. Failure 
analysis revealed that the protection transistor was damaged for HBM stress, whereas 
the gate oxide of the functional circuit was ruptured in case of CDM stress. We have 
therefore compared the voltage appearing across the gate oxide of the functional 
circuit for both samples using circuit simulation. The simulations were carried out 
using the protection circuit model as described before and with HBM and CDM 
circuit equivalents. The simulations were done for the fail voltages (Table 1) and the 
results are shown in Fig. 9. 
For relative slow pulses (like in HBM; rise-time ~ 5 ns) the voltages appearing at 
the gate oxides of the functional circuit are approximately equal for both samples. 
This voltage is too low to cause gate oxide breakdown for this time regime. The 
temperature increase inside the protection transistor is approximately 550 K for both 
samples, which should lead to second breakdown. 
The voltages across the gate oxide is, however, different in case the same CDM 
voltage is simulated for the two samples. The maximum voltage across the gate for 
both samples is equal when different CDM stress (CDM; rise-time ,,~ 0.4 ns) voltages 
are applied. This simulations how that the peak voltage across the gate oxide is 
approximately equal when the fail CDM stress voltages are simulated. The simulated 
voltage across the gate oxide is found to be 45 V, for these fast transients. This voltage 
drop across the gate oxide could result in gate oxide breakdown. Such a high 
breakdown voltage was not yet reported in the literature but it may be extrapolated 
from the experiments of Fong et al. 1-15]. The temperature increases are much lower 
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Table 1 
Human body model and charged evice model fail voltages for samples 1 and 2 
89 
Fail voltages HBM (V) CDM (V) 
Sample # 1 5000 450 
Sample # 2 5000 1200 
HBM 
30 
i i i 
l0 20 
. time [ns] 
vq 
CDM 
40l tvl// \ /  \,, 
0 1.0 2.0 
. time [ns] 
Fig. 9. Simulation results for 5 kV HBM test and for 450, 1200 V CDM test. In case of HBM stress, the 
voltage appearing at the gate oxide did not exceed 32 V. In case of CDM stress, the peak voltages appearing 
at the gate was approximately equal for 450 and 1200 V CDM stress-voltage (fail voltages for the tests) on, 
respectively, samples # 1 and # 2. 
than in HBM. The temperature increase in the protection transistor is 30 and 180 K 
for samples # 1 and # 2, respectively. 
Since the transistor is switching fast enough, we find that the limiting factor for ESD 
protection of fast transients eems not to be the turn-on speed of the lateral bipolar 
transistor of the NMOS transistor, but is very likely due to the combined RC- 
products of the protection and functional circuit. The layout of the protection-/ 
functional circuit combination then determines the ESD performance. Much care 
should be taken with the use of metal lines and placement of resistors. Also the 
resistance of the drain diffusions (the spreading resistance) in protection transistors 
can give rise to a significant voltage drop, which can lead to the destruction of gate 
oxides in the functional circuit. 
6. Conclusions 
Fast transient measurements were carried out on ESD protection circuits using the 
electro-optic sampling technique. The electro-optic sampling technique allows the 
determination fhigh amplitude voltage measurements with high accuracy. With this 
technique we could determine the internal node voltages inside a protection circuit 
during fast transient signals. 
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Simulations were performed to verify the measurements. This, however, requires 
accurate knowledge of model parameters, which are hard to extract and strongly 
non-linear. Therefore, we used 2D-device simulations, both DC and transient, o get 
improved model parameters. With the improved parameters we could predict he fast 
transient triggering and turn-on of the lateral bipolar transistor. Furthermore, with 
our model we have been able to predict he observed ifferences between the outcome 
of human body model and charged evice model testing. 
For very fast transients the triggering of the protection transistor shifts from an 
avalanche multiplication current owards a displacement current-induced triggering. 
In this way the device is triggered very fast into snapback. But before the actual 
turn-on time is reached already large currents will be supported, which could be 
enough for some CDM cases. For our protection circuit the limiting factor in CDM 
protection is therefore not the turn-on time of the protection transistor, but the layout 
of resistors and parasitics. 
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Appendix A 
The transistor model used in the circuit simulations i shown in Fig. 10. The model 
is basically an Ebers-Moll model with a number of extensions describing mechanisms 
C 
B-dS ?T I2 
re 
Transistor 
temperature T 
l 
E 
Fig. 10. Basic transistor model including the thermal behaviour. 
J.R.M. Luchies et al./Journal of Electrostatics 36 (1995) 81-92 91 
playing an important role in breakdown. For evaluating the main mechanisms 
involved in breakdown of a parasitic bipolar transistors, a coupled electrical-thermal 
transistor model is used. The electrical model is based on the one used by Latif and 
Bryant [16], which includes avalanche and high injection. 
Avalanche is often considered to be the initiating mechanism for snapback, which 
has been included in the lateral transistor model through the Miller formula. High 
injection in the base is included, modelling the transition in the voltage current 
relationship. An empirical relation describing the current dependency of the current 
gain is also included. The collector esistance, Re, is an equivalent spreading resistance 
of the drain. The base resistance is formed by the substrate resistance. Additionally, 
the depletion capacitors of the base-emitter, base-collector junctions as well as the 
diffusion capacitance are added to the model to simulate large signal transients. The 
equations for the currents in a bipolar transistor including the influence of avalanche 
multiplication are the following: 
,,:_ 'l 
+%Ics(T)Iexp(  )- 11=-I,+I2, 
',:-,,',s,'> Eexp( ) - 11 
(A.I) 
= 13 - -  14 ,  (A.2) 
IEs(T) and Ics(T) are defined as 
[ 1)1 (T )  3exp - T 7~o 
~q VebT ~ . (A.3) 
The factor M represents the avalanche multiplication factor given by the Miller 
formula: 
1 
M = (A.4) 1 - (Vcb/Vcbo)" 
where n is a parameter with a value in the range of about 1-10 with a typical value of 3. 
The base current IB is equal to I1 + I4 - I3 - I2: 
IB=Is(T){ I -M~F[  - v [exp~j  - f--qVeb'~ 1] 
-~ - -  exp -- 1 . (A.5) 
~R 
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In all these formulas, the voltages Veb and Vcb refer to internal junct ion voltages. For 
high Vcb this reduces to 
1 -- MCtF F f - q Veb ~ q 
Ia : I s (T )~- -~- - -v  Lexp~ ~ / ] -  1 ~.  (A.6) 
The current gain fly depends on the current with the fit parameters C1 - C3; 
0~V (A.7) t i f f  = C1 if- C21c°'5 q- C3Ic  - 1 - ~v" 
The power dissipation, P, in the transistor is modeled with a current source in 
a thermal circuit. The temperature T in the transistor (represented by the voltage 
across the heat current source) is related to the power dissipation in the transistor by 
means of the thermal resistance Rth and the thermal capacitance Cth: 
dT  
T = To + PRth  - -  RthCth-  (A.8) 
dt 
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